RISC-V: Difference between revisions

From Open Source Ecology
Jump to navigation Jump to search
No edit summary
Line 19: Line 19:
* Buy: not available yet (as of 11/2017)
* Buy: not available yet (as of 11/2017)


=Layers of Open Source=
=Layers of Abstraction to be Open Sourced=
*Software applications to hardware - [https://www.webopedia.com/quick_ref/OSI_Layers.asp]
*Software applications to hardware - [https://www.webopedia.com/quick_ref/OSI_Layers.asp]
*Layers of abstraction - noting the position of [[Instruction Set Architecture]] - [http://theembeddedguy.com/2016/05/15/layers-of-abstraction/]. There is software and hardware. Instruction Set architecture is not hardware - it determines the hardware - or is  implemented in hardware - but the dividing line for hardware should perhaps begin with [[Microarchitecture]] - which are the actual circuit paths on chips.
*Layers of abstraction - noting the position of [[Instruction Set Architecture]] - [http://theembeddedguy.com/2016/05/15/layers-of-abstraction/]. There is software and hardware. Instruction Set architecture is not hardware - it determines the hardware - or is  implemented in hardware - but the dividing line for hardware should perhaps begin with [[Microarchitecture]] - which are the actual circuit paths on chips.

Revision as of 14:56, 26 February 2018

Intro

https://fosdem.org/2018/schedule/event/riscv/


More

Open Source (BSD license) CPU. The RISC-V CPU going to production is a game changer for the Open Source Hardware community. Note that the hardware used is not open source. The part that is open source is the Instruction Set Architecture. The next revolution towards true open source comes when the actual semiconductor fabrication will become open source, which currently does not exist, and is one of the last frontiers for OSE and the open hardware non-movement.

Arduino like board using RISC-V processor:

Raspberry Pi like board using RISC-V processor:

Layers of Abstraction to be Open Sourced

  • Software applications to hardware - [1]
  • Layers of abstraction - noting the position of Instruction Set Architecture - [2]. There is software and hardware. Instruction Set architecture is not hardware - it determines the hardware - or is implemented in hardware - but the dividing line for hardware should perhaps begin with Microarchitecture - which are the actual circuit paths on chips.