Semiconductor Manufacturing: Difference between revisions

Latest revision as of 02:06, 19 April 2025

Overview of processes for producing wafers and logic gates. [1]
28 nm size process is going open source with RIOS Lab [2]. RIOS Lab is providing design tools making it easy for users to get started and begin designing their own chips [3].

Revision as of 02:02, 19 April 2025 (view source) Marcin (talk \| contribs) (Created page with "*Overview of processes for producing wafers and logic gates. [https://semiconductors.ieee.org/images/files/pdf/DesignAutomationConference_SFO_2024.pdf]")		Latest revision as of 02:06, 19 April 2025 (view source) Marcin (talk \| contribs) No edit summary
Line 1:		Line 1:
	*Overview of processes for producing wafers and logic gates. [https://semiconductors.ieee.org/images/files/pdf/DesignAutomationConference_SFO_2024.pdf]		*Overview of processes for producing wafers and logic gates. [https://semiconductors.ieee.org/images/files/pdf/DesignAutomationConference_SFO_2024.pdf]
			*28 nm size process is going open source with RIOS Lab [https://www.rioslab.org/]. RIOS Lab is providing design tools making it easy for users to get started and begin designing their own chips [https://github.com/RIOSLaboratory/OpenRPDK28].