LowRISC: Difference between revisions
Jump to navigation
Jump to search
Line 14: | Line 14: | ||
=Other Projects= | =Other Projects= | ||
*Open-V - fully open source hardware down to chip design - did not succeed in 2017 - [https://www.crowdsupply.com/onchip/open-v] | *Open-V - fully open source hardware down to chip design - did not succeed in 2017 - [https://www.crowdsupply.com/onchip/open-v]. Report on this in Hackaday - [https://hackaday.com/2016/11/22/mrisc-v-the-first-open-source-risc-v-microcontroller/] | ||
*HiFive 1 - https://www.crowdsupply.com/sifive/hifive1 - successful at Crowd Supply in 2016 - but it is open source only up to Register Transfer Language - not actual chip schematic. See [[How to Design a Chip]] for the missing steps | *HiFive 1 - https://www.crowdsupply.com/sifive/hifive1 - successful at Crowd Supply in 2016 - but it is open source only up to Register Transfer Language - not actual chip schematic. See [[How to Design a Chip]] for the missing steps | ||
Revision as of 19:19, 18 April 2019
- Ipen source ISA to be implemented on fully open source hardware chips.
People
- Founder - Robert Mullins - open research - probably Podcast material. Is the actual schematic to be open source?
Advisory
- Free and Open Source Silicon Foundation - [1] - Podcast
- Krste - https://people.eecs.berkeley.edu/~krste/
- Andrew Katz - wrote CERN OHL. https://moorcrofts.com/team/andrew-katz/. For license on Incentive Challenge.
Related
Other Projects
- Open-V - fully open source hardware down to chip design - did not succeed in 2017 - [2]. Report on this in Hackaday - [3]
- HiFive 1 - https://www.crowdsupply.com/sifive/hifive1 - successful at Crowd Supply in 2016 - but it is open source only up to Register Transfer Language - not actual chip schematic. See How to Design a Chip for the missing steps